# Lawrence Tang

# lawrenct@andrew.cmu.edu • linkedin.com/in/ltang500

Education	
<b>Carnegie Mellon University</b>   PITTSBURGH, PA Ph.D. Candidate in Electrical and Computer Engineering Advisors: Prof. Franz Franchetti & Prof. Ken Mai	2020 - Present
<b>Carnegie Mellon University</b>   PITTSBURGH, PA M.S. Electrical and Computer Engineering GPA: 4.00	2020 - 2022
<b>Cornell University</b>   ITHACA, NY B.S. Electrical and Computer Engineering GPA: 3.99	2016 - 2020
Awards and Honors	
Apple PhD Fellowship in Integrated Systems Carnegie Institute of Technology Dean's Fellow Cornell Engineering Learning Initiatives Undergraduate Research Grant Tau Beta Pi Engineering Honor Society IEEE-Eta Kappa Nu	2023 2020 2018 and 2019 2018 2018
Research Experience	
<ul> <li>Carnegie Mellon University   PITTSBURGH, PA</li> <li>Graduate Student Researcher, Advisors: Prof. Franz Franchetti and Prof. Ken Mai</li> <li>Working on new design paradigms for hardware accelerators in FFT based applications</li> <li>Developing a flexible architecture to support a variety of FFT-based workloads and to enable end-to-end in an SoC from user code to hardware implementation</li> <li>Designed microarchitecture and physical implementation of prototype FFT ASIC testchips in a 28nr and evaluated testchip</li> <li>Looking at applications in large integer multiplication, machine learning, and HPC scientific work</li> </ul>	n process; built custom PCB
<ul> <li>VLSI Information Processing Group   CORNELL UNIVERSITY</li> <li>Undergraduate Research Assistant, Advisor: Prof. Christoph Studer <ul> <li>Implemented hardware efficient algorithms for wireless localization using channel state information nearest neighbor search and Locality-Sensitive Hashing (LSH) methods</li> <li>Designed new neural network based methods for unsupervised localization in Hamming space us</li> </ul> </li> <li>Professional Experience</li> </ul>	
<ul> <li>Apple   AUSTIN, TX</li> <li>Physical Design CAD Intern</li> <li>Analysis of routines for repeater insertion in the top-level PNR flow</li> <li>Explored optimizations to improve the quality and efficiency of top-level buffer insertion</li> </ul>	May 23 – Aug 23
<ul> <li>MITRE   BEDFORD, MA</li> <li>Intern in Positioning, Navigation, and Timing</li> <li>Quantitatively analyzed GNSS navigational measurements and errors to assess potential utilities</li> <li>Analyzed GNSS signal processing techniques used for adaptive antenna arrays and GPS signals thr and experimental RF hardware testing</li> </ul>	-

# Publications

A. Shah, L. Tang, P. H. Chou, Y. Y. Zheng, Z. Ge and B. Raj, "An Approach to Ontological Learning from Weak Labels," IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), June 2023

L. Tang, S. Chen, K. Harisrikanth, G. Xu, K. Mai and F. Franchetti, "A High Throughput Hardware Accelerator for FFTW Codelets: A First Look," IEEE High Performance Extreme Computing Conference (HPEC), Sept. 2022

**L. Tang**, R. Ghods, C. Studer, "Reducing the Complexity of Fingerprinting-Based Positioning using Locality-Sensitive Hashing," Asilomar Conference on Signals, Systems, and Computers, Nov. 2019

## **Presentations/Preprints**

L. Tang, P.H. Chou, Y.Y. Zheng, Z. Ge, A. Shah, B. Raj, "Ontological Learning from Weak Labels", arXiv preprint arXiv:2203.02483

Z. Gong, N. Zhu, M. Ngaw, J. Rivera, L. Tang, E. Tang, H. Mankad, F. Franchetti, "Interval Arithmetic-based FFT for Large Integer Multiplication", IEEE High Performance Extreme Computing Conference (HPEC), 2022, Poster with extended abstract

J. Nguyen, M. Cai, Z. Zuo, L. Tang, K. Mai, F. Franchetti, "LIMA: Hardware for FFT based Large Integer Multiplication", IEEE High Performance Extreme Computing Conference (HPEC), 2022, Extended abstract

L. Tang, R. Ghods, C. Studer, "Fingerprinting-Based Positioning using Locality-Sensitive Hashing," ELI Undergraduate Research Poster Session, Ithaca, NY, May 2019

## Projects

A High Throughput FFT Accelerator for FFTW Codelets | CARNEGIE MELLON UNIVERSITY

- Designed and implemented an 8 point FFT ASIC prototype testchip in a TSMC 28nm process
- Fully unrolled, deeply pipelined design for high throughput running at  $\sim$  260 MHz clock under nominal conditions
- The first silicon verified testchip co-designed using SPIRAL generated hardware

#### VLSI Implementation of 16-bit CORDIC | CORNELL UNIVERSITY

- Full-custom design of schematics and layout to implement a 16-bit pipelined rotation CORDIC using Cadence Virtuoso; Testing and verification performed using MATLAB and Python scripts
- Wrote equivalent RTL models to the custom CORDIC design to compare post-synthesis area and timing metrics to our custom layout

#### Teaching Experience

#### Graduate Teaching Assistant | CARNEGIE MELLON UNIVERSITY

- 18-725: Advanced Digital Integrated Circuit Design
- 18-622: Digital Integrated Circuit Design

#### Undergraduate Teaching Assistant | CORNELL UNIVERSITY

- ECE 3150: Introduction to Microelectronics
- CS 4780: Machine Learning for Intelligent Systems
- ECE 2300: Digital Logic and Computer Organization

#### Selected Coursework

Advanced Digital Integrated Circuit Design • Complex Digital ASIC Design • Digital VLSI Design • Reconfigurable Computing • Digital System Testing and Testable Design • Analog Integrated Circuit Design • Computer Architecture • Wireless Communications • Numerical Analysis • Digital Signal and Image Processing • Deep Learning • Machine Learning for Intelligent Systems • Data and Network Science

#### Skills

**Software:** Python, C, C++, TCL, MATLAB, PyTorch, Keras, Java **Hardware:** SystemVerilog, Verilog, Cadence

Spring 21

Spring 19

Spring 2023, 2024 Fall 2022, 2023

> Spring 2020 Fall 2019 Spring 2019